发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT WHICH PROPERLY EXECUTES AN OPERATIONAL TEST OF A CIRCUIT UNDER TEST IN THE SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 A semiconductor integrated circuit includes a circuit under test coupled to the logic circuit to receive a plurality internal test signals and a delay time measurement terminal from which a delay time measurement signal is output. The delay time measurement signal is turned in accordance with a transition of one of the internal test signal. The semiconductor integrated circuit further includes a current generator coupled to the delay time measurement terminal, and still further includes a plurality of delay time measurement transistors coupled to the delay time measurement terminal. The delay time measurement transistors have a plurality of control electrodes coupled to the logic circuit to receive the internal test signals. Alternatively, the semiconductor integrated circuit may include an input switching circuit coupled between the logic circuit and the CUT and a pseudo test terminal coupled to the CUT and the logic circuit.
申请公布号 US2008126894(A1) 申请公布日期 2008.05.29
申请号 US20070965790 申请日期 2007.12.28
申请人 发明人 KAI YASUKAZU;NAKATAKE YOSHIHIRO
分类号 G06F11/25 主分类号 G06F11/25
代理机构 代理人
主权项
地址