发明名称 TESTABLE INTEGRATED CIRCUIT AND IC TEST METHOD
摘要 A circuit portion (100) of an IC comprises a plurality of conductive tracks (130) for coupling respective circuit portion elements (150), e.g. standard logic cells, to a power supply rail (110), with the conductive tracks (130) being coupled to the power supply rail (110) via at least one enable switch (132). The circuit portion (100) further comprising an element (160) for determining a voltage gradient over the circuit portion (100) in a test mode of the integrated circuit (600), which is conductively coupled to the conductive tracks (130). The element (160) has a first end portion (164) for coupling the element (160) to the power supply terminal and a second end portion (166) for coupling the element (160) to the output (620) in the test mode. This facilitates IDDQ testing of the circuit portion (100) by means of measuring a voltage gradient over the element (160).
申请公布号 WO2008029348(A3) 申请公布日期 2008.05.29
申请号 WO2007IB53558 申请日期 2007.09.04
申请人 NXP B.V.;RIUS VAZQUEZ, JOSEP;VILLAGRA, LUIS ELVIRA;MEIJER, RINZE I., M., P. 发明人 RIUS VAZQUEZ, JOSEP;VILLAGRA, LUIS ELVIRA;MEIJER, RINZE I., M., P.
分类号 G01R31/30 主分类号 G01R31/30
代理机构 代理人
主权项
地址