发明名称 INFORMATION PROCESSOR AND PROCESSING METHOD
摘要 <P>PROBLEM TO BE SOLVED: To reduce the overhead of a CPU for performing predetermined processing with an external device. <P>SOLUTION: A DMAC (direct memory access controller) 23 transfers input data from a memory 3 based on a physical address of the memory 3 set as a physical address of input data in an external device 4, and transfers output data to the memory 3 based on a physical address of the memory 3 set as a physical address of output data. The external device 4 acquires a physical address corresponding to a virtual address of object data for the predetermined processing from an MMU 11, and acquires a physical address corresponding to a virtual address of result data of the predetermined processing from the MMU 11. The external device 4 sets a physical address of the acquired object data and a physical address of the result data respectively as a physical address of the input data and a physical address of the output data. <P>COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008102850(A) 申请公布日期 2008.05.01
申请号 JP20060286577 申请日期 2006.10.20
申请人 TOSHIBA CORP 发明人 MIYAMOTO HISAYA
分类号 G06F12/10;G06F12/14;G06F13/14;G06F21/24 主分类号 G06F12/10
代理机构 代理人
主权项
地址