| 摘要 |
Memory protection apparatus to protect memory area to realize high interruption response and prohibit from access to the memory area that is previously designated. The memory area data registers 132 ( 1 ) to (m), respectively, retain data which designate the accessible memory area in the processing corresponding to interruption of the group number corresponding to it. Selection circuit 133 selects any of the memory area data registers 132 ( 1 ) to (m) according to the group number retained by the group number register 131 , and outputs data that designates selected memory area retained by the memory area data registers 132 . Address bus watching part 106 watches generation of illegal memory access of the processor according to the data designating the memory area output by the selection circuit 133.
|
