发明名称 System and method for low voltage booster circuits
摘要 A system and method of reducing current consumption in a low voltage booster circuit is provided. The method includes the steps of (a) enabling an input signal to activate plural out of phase clocks; and (b) disabling the input signal after a pre-determined time and after an output voltage has reached a certain level.
申请公布号 US2008012627(A1) 申请公布日期 2008.01.17
申请号 US20060486303 申请日期 2006.07.13
申请人 KATO YOSUKE 发明人 KATO YOSUKE
分类号 G05F1/10 主分类号 G05F1/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利