发明名称 ANALOG OUTPUT CIRCUIT, DATA SIGNAL LINE DRIVING CIRCUIT, DISPLAY, AND POTENTIAL WRITING METHOD
摘要 <p>A voltage source (V1) whose output impedance is small is connected to a capacitive load (C) through a switch element (SW1) and a voltage source (V2) whose output impedance is large is connected to the capacitive load (C) through a switch element (SW2). A comparator (2) allows the conduction of the switch element (SW1) for the voltage source (V1) to write the potential of an output terminal (N) to the capacitive load (C) until the potential reaches a reference potential (Vref), and allows the conduction of the switch element (SW2) for the voltage source (V2) to write the potential of the output terminal (N) to the capacitive load (C) when the potential exceeds the reference potential (Vref), so as to obtain a predetermined potential.</p>
申请公布号 WO2007135789(A1) 申请公布日期 2007.11.29
申请号 WO2007JP52456 申请日期 2007.02.13
申请人 SHARP KABUSHIKI KAISHA;MAEDA, KAZUHIRO;SHIRAKI, ICHIRO;SHIMIZU, SHINSAKU;NISHI, SHUJI 发明人 MAEDA, KAZUHIRO;SHIRAKI, ICHIRO;SHIMIZU, SHINSAKU;NISHI, SHUJI
分类号 G09G3/36;G02F1/133;G09G3/20 主分类号 G09G3/36
代理机构 代理人
主权项
地址