发明名称 Quad flat no-lead package structure and manufacturing method thereof
摘要 The present invention provides a QFN package structure, comprising a chip carrier and at least a chip. The chip is disposed on the top surface of the chip carrier, while the back surface of the chip carrier includes a plurality of flat no-lead conductive leads as I/O pads of the chip carrier for the external circuitry. A plurality of pads, corresponding to bonding pads of the chip, is disposed on the top surface of the chip carrier. The aforementioned package structure can employ wiring bonding technology, flip chip technology or surface mount technology to attach the chip to the chip carrier.
申请公布号 US7291908(B2) 申请公布日期 2007.11.06
申请号 US20040710933 申请日期 2004.08.13
申请人 UNITED MICROELECTRONICS CORP. 发明人 PAN JUI-HSIANG;LEE KUANG-SHIN;SUN CHENG-KUANG
分类号 H01L23/485;H01L23/498 主分类号 H01L23/485
代理机构 代理人
主权项
地址
您可能感兴趣的专利