发明名称 Method and structure for shallow trench isolation during integrated circuit device manufacture
摘要 A method suitable for use during fabrication of a semiconductor device such as a dynamic random access memory or a flash programmable read-only memory comprises etching through silicon nitride and pad oxide layers and into a semiconductor wafer to form a trench into the wafer. A shallow trench isolation (STI) layer is formed in the opening in the silicon nitride and in the trench in the wafer which will, under certain conditions, form with an undesirable void. The silicon nitride and pad oxide layers are removed, then an epitaxial silicon layer is formed on the silicon wafer between the STI. A gate/tunnel oxide layer is formed on the epitaxial silicon layer, then a word line is formed over the gate/tunnel oxide. The epitaxial silicon layer ensures that some minimum distance is maintained between the gate/tunnel oxide and the void in the STI. Wafer processing may then be continued to form a completed semiconductor device.
申请公布号 US7279377(B2) 申请公布日期 2007.10.09
申请号 US20050200694 申请日期 2005.08.10
申请人 MICRON TECHNOLOGY, INC. 发明人 RUEGER NEAL R.;SANDHU GURTEJ
分类号 H01L21/762 主分类号 H01L21/762
代理机构 代理人
主权项
地址