摘要 |
Each clock supply unit comprises an inter-unit synchronization portion which operates when the clock supply unit is acting as a standby unit, using a clock signal from a DPLL of a unit which is active as reference, to apply a predetermined phase difference to the output clock signal of the DPLL of the unit to cause synchronization with the output clock signal of the DPLL of the active unit.
|