Built-in self-test arrangement for integrated circuit memory devices

摘要

An integrated circuit has a built-in self-test (BIST) arrangement ( 60 ). The built-in self-test arrangement includes a read only memory (ROM), ( 410 ) that stores test algorithm instructions. A Rom logic circuit ( 410 ) receives an instruction read from the read only memory and produces a group of output signals dependent upon the instruction. A BIST register 420 receives and stores the group of output signals from the logic circuit for controlling self-test of the integrated circuit.