发明名称 Circuit Verification Apparatus, Circuit Verification Method, And Signal Distribution Method For The Same
摘要 A circuit to be verified is divided into a plurality of circuit parts. A plurality of programmable devices are provided for implementing functional operation of the divided circuit parts through a simulation. Wiring used in the circuit to be verified for supplying a signal S<SUB>X </SUB>to be given at the same time to the plurality of programmable devices is provided so that a maximum skew of time at which the signal S<SUB>X </SUB>arrives at the plurality of programmable devices is less than a minimum time required for data transfer between the programmable devices. An input terminal PX for inputting the signal S<SUB>X </SUB>from a signal generation device ( 400 ) is implemented in each of the programmable devices. The signal S<SUB>X </SUB>can be inputted directly from the signal generation device, and a skew can be inhibited from being produced.
申请公布号 US2007214443(A1) 申请公布日期 2007.09.13
申请号 US20050547146 申请日期 2005.03.29
申请人 NEC CORPORATION 发明人 HOSOKAWA KOUHIE
分类号 G06F17/50;G01R31/319;G06F1/10;H03K19/173 主分类号 G06F17/50
代理机构 代理人
主权项
地址