发明名称 Fail-safe method and circuit
摘要 A method and a circuit for producing a fail-safe output signal in case of an open circuit condition of an input pad of a digital circuit unit, comprising a first inverter stage providing a constant switch level; a second inverter stage providing a variable switch level that depends of the signal level of the input pad and comparing the constant switch level of the first inverter stage with the variable switch level of the second stage and providing an output signal at an output terminal thereof if the variable switch level of the second stage is greater than the constant switch level; and an additional circuit clement connected in series with the second inverter for decreasing the switch level of the second inverter stage.
申请公布号 US7265574(B2) 申请公布日期 2007.09.04
申请号 US20050531398 申请日期 2005.04.14
申请人 NXP, B.V. 发明人 HUITSING ALBERT JAN
分类号 H03K19/007 主分类号 H03K19/007
代理机构 代理人
主权项
地址