摘要 |
A memory device including a plurality of memory cells, said memory cells being grouped in at least two memory sectors. In each memory sector the memory cells are arranged according to a plurality of alignments of memory cells. A respective memory cell access signal line is associated with each alignment. A first decoding circuit is adapted to receive an address code of the memory cells and in response thereto asserts a plurality of decoding and selecting signals common to said at least two memory sectors. A respective second decoding circuit, associated with each one of the at least two memory sectors, is operatively coupled to the first decoding circuit and adapted to generate driving signals for said memory cell access signal lines depending at least in part on said decoding and selecting signals.
|