发明名称 METHOD FOR MANUFACTURING WAFER LEVEL PACKAGE USING GOLD BUMB
摘要 A method for manufacturing a wafer level package is provided to economize manufacturing costs and to reduce a processing time by forming an external connection terminal without the formation of a metal base layer using a gold bump with an acute end portion capable of attaching stably solders to the gold bump itself. A wafer with a circuit pattern and a chip pad(15) is prepared. A gold bump(20) is formed on the chip pad. A solder(60) is melted by applying the heat to a mold frame. The wafer approaches the mold frame, so that the gold bump is penetrated into the solder. The gold bump has an acute end portion. An Au stud bump is used as the gold bump.
申请公布号 KR20070080894(A) 申请公布日期 2007.08.14
申请号 KR20060012376 申请日期 2006.02.09
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 HWANG, TAE JOO
分类号 H01L21/60 主分类号 H01L21/60
代理机构 代理人
主权项
地址