摘要 |
A wiring design system for semiconductor integrated circuit which realizes a low power consumption in a grid-shaped clock wiring within a semiconductor integrated circuit is provided. A wiring design system 10 for semiconductor integrated circuit which designs the gird-shaped clock wiring for uniformly distributing the clock signals to the flip flop circuits arranged within the semiconductor integrated circuit, wherein, of the clock wiring lines forming the grid-shaped clock wiring, a clock wiring line having a smaller effect on the distribution operation of the clock signals in the grid-shaped clock wiring is selected and thinned out as a less necessary clock wiring line.
|