| 摘要 |
In accordance with some embodiments, the endurance of phase change memory cells may be increased. This increase may be accomplished with adequate margin by reducing the current used to write the reset state. Generally, that current will be a current less than the saturated current.
|
