PROCESS FOR INTEGRATING PLANAR AND NON-PLANAR CMOS TRANSISTORS ON A BULK SUBSTRATE AND ARTICLE MADE THEREBY

摘要

A process capable of integrating both planar (10) and non-planar (20, 30) transistors onto a bulk semiconductor substrate, wherein the channel of all transistors is definable over a continuous range of widths.