发明名称 REGULATOR CIRCUIT AND INTEGRATED CIRCUIT DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a regulator circuit that can implement efficient current supply to a load circuit. SOLUTION: The regulator circuit includes a differential amplification circuit 30 for receiving a reference voltage VREF at an input terminal IT1 and receiving a regulation voltage VRG at an input terminal IT2 to amplify the voltage difference between the reference voltage VREF and the regulation voltage VRG, and an output circuit 40 connected with an output terminal DQ of the differential amplification circuit 30 to output the regulation voltage VRG. The output circuit 40 includes an N type output transistor TQ1 disposed between an output terminal RQ of the regulator circuit and a power supply VSS and connected at the gate thereof with the output terminal DQ of the differential amplification circuit 30, and a P type output transistor TQ2 disposed between a power supply HVDD and the output terminal RQ of the regulator circuit and connected at the gate thereof with the output terminal DQ of the differential amplification circuit 30. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007179123(A) 申请公布日期 2007.07.12
申请号 JP20050373807 申请日期 2005.12.27
申请人 SEIKO EPSON CORP 发明人 KOBAYASHI SHINICHIRO
分类号 G05F1/56;H01L21/822;H01L27/04 主分类号 G05F1/56
代理机构 代理人
主权项
地址