| 摘要 |
A method for preventing frequency distortion in a multimode system which includes a main device, a subordinate device, a control circuit and a clock generator. The main device generates a main clock enable signal and a main frequency control signal. The subordinate device generates a sub clock enable signal. The control circuit generates a frequency control signal and a clock generator enable signal according to the main clock enable signal, sub clock enable signal and the main frequency control signal. The clock generator generates a main clock signal and a sub clock according to the clock generator enable signal and the frequency control signal.
|
