发明名称 FABRICATION METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 A method of fabricating a semiconductor integrated circuit device is provided to prevent a decrease of breakdown voltage by protecting a buried oxide layer. A buried oxide layer protecting layer(170a) is formed to bury a trench(132). The buried oxide layer protecting layer on the trench is removed, and a buried oxide layer protecting pattern is formed only underneath the trench. Then, a hard mask pattern(150) is removed through wet etching. Since the buried oxide layer protecting pattern is formed underneath the trench, the buried oxide layer is not exposed when the hard mask pattern is etched, thereby preventing a portion of the buried oxide layer from being etched when etching the hard mask pattern.
申请公布号 KR20070063279(A) 申请公布日期 2007.06.19
申请号 KR20050123330 申请日期 2005.12.14
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 KANG, MI HYUN;PARK, JONG LAK
分类号 H01L21/20 主分类号 H01L21/20
代理机构 代理人
主权项
地址
您可能感兴趣的专利