发明名称 FAILURE DETECTION PROGRAM CREATION DEVICE, PREPROCESSOR, FAILURE DETECTION PROGRAM CREATION METHOD, AND PROGRAM
摘要 <P>PROBLEM TO BE SOLVED: To enhance the failure detection ratio of a processor without degrading the original performance of a program. <P>SOLUTION: The preprocessor (10) automatically duplexes an arithmetic operation by finding out any No OPeration (NOP) in a program (1) described in assembly language, and inserts a duplex pattern by referring to a duplex pattern file (11) without degrading the performance of the program (1). When it is impossible to duplex the arithmetic operation, the preprocessor (10) calculates a duplex degree based on the appearance frequency of the instruction before and after the insertion of the duplex pattern, and generates a random pattern by referring to the random pattern file about the instruction whose duplex degree is lower than that of another instruction, and inserts the generated random pattern into the program (1) without degrading the performance of the program. <P>COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007133536(A) 申请公布日期 2007.05.31
申请号 JP20050324466 申请日期 2005.11.09
申请人 NEC COMPUTERTECHNO LTD 发明人 KUNUGI MASARU
分类号 G06F11/22;G06F11/18 主分类号 G06F11/22
代理机构 代理人
主权项
地址
您可能感兴趣的专利