| 摘要 |
The proposed parallel adder contains bit cells. Each of the bit cells contains an adding element and a subtracting element. Each adding or subtractingelement contains an AND logic element with two inputs, an AND-NOT element with three inputs, an OR logic element with two inputs, and an AND logic element with three inputs.
|
