发明名称 ARC FAULT DETECTION AND CONFIRMATION USING VOLTAGE AND CURRENT ANALYSIS
摘要 An arc fault in an electrical circuit is detected by recording phase plane plot data of current versus voltage for at least one electrical cycle of an alternating current signal, and applying a phase plane plot arc fault monitoring algorithm to the phase plane plot data to determine whether an arc fault is present. An arc fault detection algorithm and an arc fault confirmation algorithm are employed to detect and confirm the presence of series and parallel arc faults in a circuit.
申请公布号 WO2007035488(A3) 申请公布日期 2007.05.18
申请号 WO2006US36043 申请日期 2006.09.15
申请人 HONEYWELL INTERNATIONAL INC.;DESHPANDE, VIJAY, V.;PRABHU, PRASHANT, K. 发明人 DESHPANDE, VIJAY, V.;PRABHU, PRASHANT, K.
分类号 G01R31/02;H02H1/00 主分类号 G01R31/02
代理机构 代理人
主权项
地址