| 摘要 |
Memory Cells are programmed and read (20), at least M=3 data bits per cell, according to a Valid nonserial physical bit ordering (22) with, reference to a logical bit ordering (24). The logical bit ordering is chosen to give a more even distribution of error probabilities of the bits, relative to the probability distributions of the data error and the cell state transition error, than would be provided by the physical bit ordering alone. Preferably, both bit Orderings have 2 M-1 transitions. Preferably, the logical bit ordering is evenly distributed. The translation between the bit orderings is done by software or hardware.
|
