发明名称 MRAM MTJ stack to conductive line alignment method
摘要 A method of manufacturing a resistive semiconductor memory device (100), comprising depositing an insulating layer (132) over a workpiece (30), and defining a pattern for a plurality of alignment marks (128) and a plurality of conductive lines (112) within the insulating layer (132). A conductive material is deposited over the wafer to fill the alignment mark (128) and conductive line (112) patterns. The insulating layer (132) top surface is chemically-mechanically polished to remove excess conductive material from the insulating layer (132) and form conductive lines (112), while leaving conductive material remaining within the alignment marks (128). A masking layer (140) is formed over the conductive lines (112), and at least a portion of the conductive material is removed from within the alignment marks (128). The alignment marks (128) are used for alignment of subsequently deposited layers of the resistive memory device (100).
申请公布号 US6858441(B2) 申请公布日期 2005.02.22
申请号 US20020234864 申请日期 2002.09.04
申请人 INFINEON TECHNOLOGIES AG 发明人 NUETZEL JOACHIM;NING XIAN J.;LOW KIA-SENG;LEE GILL YONG;RANADE RAJIV M.;RAMACHANDRAN RAVIKUMAR
分类号 H01L23/544;H01L27/22;(IPC1-7):H01L21/28 主分类号 H01L23/544
代理机构 代理人
主权项
地址
您可能感兴趣的专利