摘要 |
Memory apparatus and methods align a core clock for a memory agent to one of a plurality of lanes. A memory agent may have logic circuit between the lanes and a core clock generator to align the core clock to one of the lanes. A deskew circuit may be coupled to the logic circuit. Other embodiments are described and claimed.
|