发明名称 Determining cycle adjustments for static timing analysis of multifrequency circuits
摘要 Given two synchronous clocks which transact data from a transmitter element to a receiver element which are analyzed by static timing, the interval between the transmitting data launch clock edge and the receiving capture clock edge is adjusted from the clock waveforms provided in order to represent the worst case slack situation between these two clocks over time. The amount of this adjustment is determined without unrolling (enumerating) all possible launch/capture pairs for these clocks. The greatest common divisor (GCD) of a transmit clock frequency and a receive clock frequency is determined. An effective phase shift is determined by performing a MOD operation between the GCD and an offset of the transmitter and receiver clocks. An algorithm uses the GCD and effective phase shift to determine a launch/capture interval that corresponds to a critical slack condition.
申请公布号 US7206958(B1) 申请公布日期 2007.04.17
申请号 US20030690059 申请日期 2003.10.21
申请人 SUN MICROSYSTEMS, INC. 发明人 SUTHERLAND JEANNETTE N.;MAINS ROBERT E.;AMATANGELO MATTHEW J.
分类号 G06F1/04 主分类号 G06F1/04
代理机构 代理人
主权项
地址