发明名称 Output buffer circuit
摘要 When a first signal is switched from an L level to an H level and a second signal is switched from an H level to an L level, and a first constant current source cannot follow the switching immediately thereafter and has not yet been switched, a first node remains at an H level, so an output node remains at an L level. In such state, a second node having been connected to a third node of an H level before the switching becomes connected to the first node of an H level by the switching. At the same time, the output part of an inverter is switched from an H level to an L level, causing the second node to be switched from an H level to an L level as well via a capacitor. At this time, the potential of the first node is reduced to become equal to the second node, to make a transition to an L level.
申请公布号 US2007057705(A1) 申请公布日期 2007.03.15
申请号 US20060516594 申请日期 2006.09.07
申请人 RENESAS TECHNOLOGY CORP. 发明人 KANZAKI TERUAKI
分类号 H03B1/00 主分类号 H03B1/00
代理机构 代理人
主权项
地址