发明名称 Zero cancellation in multiloop regulator control scheme
摘要 Control loops in a voltage regulator can be stabilized using minimal silicon area. A current limit signal, generated by a current limit control loop in the voltage regulator, can be divided to minimize a zero provided in a compensation set associated with a voltage control loop, thereby stabilizing both loops. The compensation set can include a resistor (the zero) and a capacitor (a pole) connected in series between output and input terminals of an amplifier. Dividing the current limit signal can include injecting a first portion of the current limit signal on a first side of the resistor and injecting a second portion of the current limit signal on a second side of the resistor. The ratio of the first and second portions can be based on a gain of the amplifier, thereby minimizing an effect of the resistor.
申请公布号 EP1753127(A1) 申请公布日期 2007.02.14
申请号 EP20060117761 申请日期 2006.07.24
申请人 MICREL, INC. 发明人 RITTER, DAVID W.
分类号 H03F1/34 主分类号 H03F1/34
代理机构 代理人
主权项
地址
您可能感兴趣的专利