发明名称 Look-up table structure with embedded carry logic
摘要 A multiple input look up table (LUT) structure adapted for carry-logic implementation, wherein each input is received in true and compliment levels, comprising: an output of an intermediate stage within the LUT structure; and a LUT value input of a stage next to said intermediate stage; and a multiplexer (MUX) structure coupled between the output and the LUT value input, wherein the MUX structure further comprises: a plurality of secondary inputs, including a carry-in logic signal; and a configuration circuit to couple one of the output or a said secondary input to said LUT value input.
申请公布号 US7176716(B2) 申请公布日期 2007.02.13
申请号 US20060355931 申请日期 2006.02.17
申请人 VICICIV TECHNOLOGY 发明人 MADURAWE RAMINDA UDAYA
分类号 H03K19/173 主分类号 H03K19/173
代理机构 代理人
主权项
地址