发明名称 |
SRAM and dual single ended bit sense for an SRAM |
摘要 |
A CMOS static random access memory (SRAM) and a bit select for the SRAM. The bit select includes a dual single-ended sense receiving a difference signal on a bit line pair and selectively sensing signals developing on each bit line independently of the other. Single ended outputs from the dual-ended sense are provided to an output driver. The output driver provides a pair of selectively-complementary output signals.
|
申请公布号 |
US7170799(B2) |
申请公布日期 |
2007.01.30 |
申请号 |
US20050055416 |
申请日期 |
2005.02.10 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
CHAN YUEN H.;CHAREST TIMOTHY J.;JOSHI RAJIV V.;PELELLA ANTONIO |
分类号 |
G11C7/00 |
主分类号 |
G11C7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|