发明名称 Least mean square dynamic cache-locking
摘要 A dynamic cache-locking algorithm may determine the most frequently used function(s) and the number of cache lines that should be locked into the instruction cache embedded into a processor. By evaluating the dynamic cache-locking algorithm, a determination may be made to lock an optimal amount of functions that correspond to a given, limited amount of instruction cache.
申请公布号 US2006271745(A1) 申请公布日期 2006.11.30
申请号 US20060501490 申请日期 2006.08.08
申请人 VAIDYA PRIVA N;KHAN MOINUL H 发明人 VAIDYA PRIVA N.;KHAN MOINUL H.
分类号 G06F12/00;G06F12/08;G06F12/12 主分类号 G06F12/00
代理机构 代理人
主权项
地址