| 摘要 |
A data transfer circuit having: a fetch circuit for fetching, in one bus access, a plurality of data transfer parameters stored by a processor in a local memory to direct DMA transfer; a parameter storage memory for storing the data transfer parameters fetched by the fetch circuit; and a DMA transfer circuit for conducting DMA transfer based on the data transfer parameters stored in the parameter storage memory.
|
