发明名称 Synchronization devices having input/output delay model tuning elements
摘要 Apparatus for synchronizing signals. For memory devices, such as SDRAMs, implementing a synchronization device to synchronize one signal, such as an external clock signal with a second signal, such as a data signal, tuning elements may be provided at various points in the signal path of the synchronization device. The tuning elements are designed to be identical, such that a single design may be used to a signal mismatch that is produced in either direction, using a single design. The tuning elements may be implemented to provide uniformity in the access time through a range of conditions, such as drain voltages and temperatures.
申请公布号 US2006265622(A1) 申请公布日期 2006.11.23
申请号 US20060496361 申请日期 2006.07.30
申请人 GOMM TYLER J;JOHNSON GARY M 发明人 GOMM TYLER J.;JOHNSON GARY M.
分类号 G06F1/12;G11C7/10;G11C7/22;G11C11/4076 主分类号 G06F1/12
代理机构 代理人
主权项
地址