摘要 |
In a preferred embodiment, the invention provides a method for reducing soft errors in logic. After obtaining two delayed data signals, the delayed data signals, the clock signal, and the data signal from a logic circuit are applied to a triple redundant memory element. The delay of the first delayed data signal is equal to or greater than the pulse width of a soft error event occurring in the logic circuit. The delay of the second delayed data signal is equal to or greater than half the pulse width of a soft error event occurring in the logic circuit.
|