发明名称 Semiconductor memory device and semiconductor memory device test method
摘要 During writing of fail addresses to address registers, when writing of a number of fail addresses that is greater than the number of antifuses that have been provided in advance is about to be executed, or when a storage process of a number of fail addresses that is greater than the number of antifuses that have been provided in advance is about to be executed, delivering as output an overflow signal indicating that the writing or storage operation cannot be executed and reporting to the outside that remedy of defects by antifuses is no longer possible.
申请公布号 US2006227643(A1) 申请公布日期 2006.10.12
申请号 US20060376297 申请日期 2006.03.16
申请人 NAKAGAWA HIROSHI;OISHI KANJI 发明人 NAKAGAWA HIROSHI;OISHI KANJI
分类号 G11C17/18 主分类号 G11C17/18
代理机构 代理人
主权项
地址