发明名称 |
Memory access control circuit |
摘要 |
A data transfer request of a data processing device with respect to a synchronous memory is divided by a burst transfer length unit request dividing section into a plurality of data transfer requests in which a data transfer amount is an amount of data to be burst-transferred at a time and the data to be burst-transferred at a time is within a single memory bank. An assembling section assembles the divided data transfer requests into a plurality of new data transfer requests obtained by combining the divided data transfer requests, one for each memory bank.
|
申请公布号 |
US2006218315(A1) |
申请公布日期 |
2006.09.28 |
申请号 |
US20050265276 |
申请日期 |
2005.11.03 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
OKAJIMA KAZUNORI;TOMIDA YASUYUKI;KAIDA KUNIHIRO |
分类号 |
G06F13/00 |
主分类号 |
G06F13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|