发明名称 Coherency management for a switchless distributed shared memory computer system
摘要 A shared memory symmetrical processing system including a plurality of nodes each having a system control element for routing internodal communications. A first ring and a second ring interconnect the plurality of nodes, wherein data in said first ring flows in opposite directions with respect to said second ring. A receiver receives a plurality of incoming messages via the first or second ring and merges a plurality of incoming message responses with a local outgoing message response to provide a merged response. Each of the plurality of nodes includes any combination of the following: at least one processor, cache memory, a plurality of I/O adapters, and main memory. The system control element includes a plurality of controllers for maintaining coherency in the system.
申请公布号 US7111130(B2) 申请公布日期 2006.09.19
申请号 US20060402599 申请日期 2006.04.12
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BLAKE MICHAEL A.;MAK PAK-KIN;SEIGLER ADRIAN E.;VANHUBEN GARY A.
分类号 G06F12/00;G06F12/08 主分类号 G06F12/00
代理机构 代理人
主权项
地址