摘要 |
A method and apparatus for improving the speed of a wordline in a memory device. A wordline structure includes a main wordline for selectively distributing a main wordline signal and a plurality of wordlines selectively coupled to the main wordline. Each of the wordlines is selectively coupled to a lower resistivity shared interconnection line by way of a selected one of a plurality of switching elements each commonly coupled on one end to the shared interconnection line and individually coupled on an opposing end to the plurality of wordlines. Each of the plurality of switching elements is selectively activated to couple one of the plurality of wordlines to the shared interconnection line when the main wordline signal is selectively coupled to one of the plurality of wordlines.
|