发明名称 Structure and manufacturing method of a chip scale package
摘要 A new method and package is provided for the mounting of semiconductor devices that have been provided with small-pitch Input/Output interconnect bumps. Fine pitch solder bumps, consisting of pillar metal and a solder bump, are applied directly to the I/O pads of the semiconductor device, the device is then flip-chip bonded to a substrate. Dummy bumps may be provided for cases where the I/O pads of the device are arranged such that additional mechanical support for the device is required.
申请公布号 US2006163729(A1) 申请公布日期 2006.07.27
申请号 US20060389717 申请日期 2006.03.27
申请人 发明人 LIN MOU-SHIUNG;LEI MING-TA;LIN CHUEN-JYE
分类号 H01L23/48;H01L23/52;H01L29/40 主分类号 H01L23/48
代理机构 代理人
主权项
地址