| 摘要 |
A shift register unit capable of generating two output pulses in turn. In the shift register unit, a first unit receives a start pulse and a clock signal to output a first output pulse during a first period. A second unit receives the first output pulse and an inverse signal of the clock signal to output a second output pulse during a second period.
|
