发明名称 Method and device for electronic circuit designing, and computer product
摘要 Noise related to a part of electronic circuits that are to be designed is computed. If the computed noise exceeds a limiting value, parameters of the electronic circuits are modified by using a predetermined method (simple noise check) so that the noise is less than or equal to the limiting value. Signal transmission timing is analyzed for all the electronic circuits, and noise related to all the electronic circuits whose signal transmission timing is analyzed is computed. If the noise exceeds the limiting value, the simple noise check is executed.
申请公布号 US2006143581(A1) 申请公布日期 2006.06.29
申请号 US20060361992 申请日期 2006.02.27
申请人 FUJITSU LIMITED 发明人 ISHIKAWA YOICHIRO
分类号 G06F17/50;G06F9/45 主分类号 G06F17/50
代理机构 代理人
主权项
地址