发明名称 Direct memory access circuit and disk array device using same
摘要 A DMA circuit prevents an erroneous data transfer by a descriptor due to an address failure of memory. When a descriptor is created, the data processing unit writes a pointer, for storing the descriptor, in a predetermined part of the descriptor, and stores the descriptor in memory, and when a DMA engine reads the descriptor from the memory, the DMA engine confirms whether the value is correct, and judges whether a DMA transfer of the data in the memory is possible. For both reading and writing of a descriptor, data corruption due to an address failure can be prevented.
申请公布号 US2006143329(A1) 申请公布日期 2006.06.29
申请号 US20050239069 申请日期 2005.09.30
申请人 FUJITSU LIMITED 发明人 TAKAHASHI HIDENORI;OGAWA YUICHI;HANEDA TERUMASA
分类号 G06F13/28 主分类号 G06F13/28
代理机构 代理人
主权项
地址