| 摘要 |
A method of noise analysis and correction of noise violations for an integrated circuit design includes steps of receiving as input a standard parasitic exchange file for an integrated circuit design and parsing the standard parasitic exchange file to generate a resistance graph. A representation of the resistance graph is generated to determine noise critical nets. A list is generated of only noise critical nets from the representation of the resistance graph. A net is selected from the list of only noise critical nets, and a value of total crosstalk noise in the selected net from all aggressor nets relative to the selected net is calculated. The value of total crosstalk noise in the selected net is generated as output for correcting a noise violation.
|
