摘要 |
<p>A method of forming a dual self-aligned fully silicided gate in a CMOS device requiring only one lithography level, wherein the method comprises forming a first type semiconductor device (270) having a first well region (253) in a semiconductor substrate (252), first source/drain silicide areas (266) in the first well region (253), and a first type gate (263) isolated from the first source/drain silicide areas (266); forming a second type semiconductor device (280) having a second well region (254) in the semiconductor substrate (252), second source/drain silicide areas (256) in the second well region (254), and a second type gate (258) isolated from the second source/drain silicide areas (256); selectively forming a first metal layer (218) over the second type semiconductor device (280); performing a first fully silicided (FUSI) gate formation on only the second type gate (258); depositing a second metal layer (275) over the first and second type semiconductor devices (270,280); and performing a second FUSI gate formation on only the first type gate (263).</p> |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION;FANG, SUNFEI;CABRAL, CYRIL, JR.;DZIOBKOWSKI, CHESTER, T.;LAVOIE, CHRISTIAN;WANN, CLEMENT, H. |
发明人 |
FANG, SUNFEI;CABRAL, CYRIL, JR.;DZIOBKOWSKI, CHESTER, T.;LAVOIE, CHRISTIAN;WANN, CLEMENT, H. |