发明名称 Receiver architecture
摘要 An improved receiver architecture is disclosed comprising a latching mechanism coupled to receive a data stream, and a signal generator for generating latching control signals for controlling the operation of the latching mechanism. The signal generator generates one latching control signal per data period of the data stream, with each latching control signal coinciding approximately with the midpoint of a corresponding data period. The signal generator generates the latching control signals based upon a reference signal, which in one embodiment, coincides approximately with the midpoint of a data period of the data stream. The receiver may further comprise an adjustable delay element and a delay adjustment control. The adjustable delay element receives a clock signal and imposes a variable delay thereon to derive the reference signal used to generate the latching control signals. The magnitude of the variable delay is controlled by the delay adjustment control. In one embodiment, the variable delay is set such that the reference signal is made to coincide approximately with the midpoint of a data period of the data stream. With the ability to adjust the variable delay, the receiver is able to derive a proper reference signal regardless of the alignment of the data stream.
申请公布号 US7050512(B1) 申请公布日期 2006.05.23
申请号 US20010757348 申请日期 2001.01.08
申请人 PIXELWORKS, INC. 发明人 LIANG GUOJIN
分类号 H04L27/22;G06F1/12;H04L7/00 主分类号 H04L27/22
代理机构 代理人
主权项
地址