摘要 |
Provided is a cache memory system which, in a system having a plurality of masters, effectively utilizes a bus band. The cache memory system comprises: a cache memory; a bus load judging device for performing judgment of a state of a bus that is connected to a recording device in which cache-target data of the cache memory is stored; and a replace-way controller for controlling a replacing form of the cache memory according to a result of judgment performed by the bus load judging device.
|