发明名称 Heat treatment jig for semiconductor wafer
摘要 A heat treatment jig by the invention comprising: the diameter of a disk-type structure being 60% or more of that of loaded semiconductor wafers; the thickness being 1.0 mm or more but 10 mm or less; the surface roughness Ra of 0.1 mum or more but 100 mum or less at a contacting surface with the wafers; and the surface planarity being specifically controlled in the concentric direction as well as in the diametrical direction, otherwise in place of above planarity, comprising a controlled maximum height in such a way that the maximum height is obtained by the flatness measurement at the multiple positions and the difference between said maximum height and the hypothetical-average-height-plane thus set is 50 mum or less, can reduce the slip generation due to the close adhesion of the wafers and the jig. Owing to this, even if the wafers having large tare weight should be heat-treated, the slip generation can be effectively prevented, thus enabling the jig to be widely used as the reliable heat treatment jig for semiconductor substrates.
申请公布号 US2006078839(A1) 申请公布日期 2006.04.13
申请号 US20050239096 申请日期 2005.09.30
申请人 ADACHI NAOSHI 发明人 ADACHI NAOSHI
分类号 F27D5/00;H01L21/00;H01L21/673;H01L21/687 主分类号 F27D5/00
代理机构 代理人
主权项
地址