发明名称 Processing device with prefetch instructions having indicator bits specifying cache levels for prefetching
摘要 An information processing system which includes a main memory, a processing unit which executes a prefetch instruction included as one of a plurality of instructions of a program in the main memory, an internal cache controlled as a first level cache, and a cache control function which controls an external cache external of the processing unit as a second level cache. The prefetch instruction, when executed, causes the processing unit to selectively perform a prefetch operation by transferring operand data to be used in a subsequent load instruction from the main memory to the first and second level caches or the second level cache only, prior to executing the subsequent load instruction. The prefetch instruction includes a plurality of indication bits for specifying cache levels to which the operand data is to be transferred.
申请公布号 US7028159(B2) 申请公布日期 2006.04.11
申请号 US20030424706 申请日期 2003.04.29
申请人 HITACHI, LTD. 发明人 MATSUBARA KENJI;KURIHARA TOSHIHIKO;IMORI HIROMITSU
分类号 G06F12/00;G06F9/38;G06F12/08 主分类号 G06F12/00
代理机构 代理人
主权项
地址