CROSS-POINT FERROELECTRIC MEMORY THAT REDUCES THE EFFECTS OF BIT LINE TO WORD LINE SHORTS

摘要

A memory constructed from a dielectric layer sandwiched between a plurality of word conductors 4nd a plurality of bit line conductors is disclosed. The dielectric layer includes a layer of ferroelectfic material, and has first and second surfaces. The word conductors are located on the first surface. Each word conductor is connected to a corresponding word line driving circuit. The bit line 4onductors are located on the second surface. Each bit line conductor is connected to a corresponding bit line driving circuit and a corresponding sense amplifier by one or more disconnect switches. A disconnect switch is set to an open state if the bit line conductor connected tol that disconnect switch is shorted to one of the word conductors.